Question

Download Solution PDF

What is the output Y for the logic circuit shown in the figure?

This question was previously asked in
UPSC ESE Electronics & Communication 2022 Official Paper
Download PDF Attempt in App
View all UPSC IES Papers >
  1.  + 
  2.  +  + 
  3.  + 
  4.  + 

Answer (Detailed Solution Below)

Option 4 :  + 
Free Tests
View all Free tests >
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
20 Qs. 40 Marks 24 Mins
Start Now

Detailed Solution

Download Solution PDF

EQUATION 1  =    

EQUATION 2= 

EQUATION 3= 

EQUATION 4 = 

EQUATION 5 =

EQUATION 6= 

 

Download Solution PDF
Latest UPSC IES Updates

Last updated on Jun 23, 2025

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

Exams Tests Super Practice

More Realization of Logic Gates Questions

Q1.A GATE, which cannot be used as an inverter is _________.
Q2. Above are the circuits that consist of NAND gates. Determine the logic operation carried out by these circuits?
Q3.A bubble (small circle) on an input or output of a gate is equivalent to ______.
Q4.Which of the following gate is a Universal gate?
Q5.What is the output Y for the logic circuit shown in the figure?
Q6.Which of the following boolean expression for the logic circuit (shown in this picture) is correct?
Q7.A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of the switches irrespective of the state of the other switch. The logic of switching of the bulb resembles
Q8.How can we use the X-NOR gate as an inverter?
Q9.Both the inputs of NAND gate are connected to A. What will be the output?

More Combinational Circuits Questions

Q1.What is the Boolean expression for the Carry-out (C) output of a Half Adder?
Q2.In a priority encoder, what happens when two or more input lines are active at the same time?
Q3.A 3-bit gray counter is used to control the output of the multiplexer as shown in the figure below. The initial state of the counter is 000. The output is pulled high when multiplexer is not enabled. The output of the circuit follows the sequence :
Q4.A 2-bit binary multiplier can be implemented using
Q5.What is a four-line to two-line priority encoder with active HIGH inputs and outputs, with priority assigned to the higher-order data input line?
Q6.If 2n is the number of input lines in the available multiplexer and 2N is the number of input lines in the desired multiplexer, then how many individual multiplexers are required to construct the desired multiplexer circuit?
Q7.A full adder adds: 
Q8.Which of the following can be used as a Parallel-to-Series converter?
Q9.A half subtractor is an arithmetic circuit which performs subtraction operation on _______ input bits.
Q10.In the circuit shown below, P and Q are the inputs. The logical function realized by the circuit shown below is 
Suggested Test Series
View All >
UPSC ESE (IES) Civil Mock Test Series
116 Total Tests with 1 Free Tests
Start Free Test
UPSC ESE (IES) Electrical Mock Test Series
68 Total Tests with   1 Free Tests
Start Free Test

More Digital Electronics Questions

Q1.In an asynchronous counter, the clock input of each flip-flop except first flip-flop is connected to:
Q2._______ interrupt is a positive edge sensitive interrupt and can be triggered with a short pulse.
Q3.What is the output of a EX-OR gate when both inputs are '1'?
Q4.A positive edge-triggered T Flip-Flop has T = 1. If the current output Q is 0, what will be the output Q after 3 clock pulses?
Q5.What is the Boolean expression for the Carry-out (C) output of a Half Adder?
Q6.There are ______ register banks in the 8051 microcontroller.
Q7.Analyse the given program for 8085 and answer the question that follows. MVI B, 06h MVI A, F2H ADD B What is the content of Accumulator Register after the execution of the given program?
Q8.Which combination of symbols represents an XOR (Exclusive-OR) gate?
Q9.In a priority encoder, what happens when two or more input lines are active at the same time?
Q10.How many clock pulses are required to load n bits into an n-bit SIPO shift register?
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
support@testbook.com
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Hot Links： teen patti all game online teen patti real cash teen patti teen patti master gold download teen patti classic