Question
Download Solution PDFA half adder has
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFHalf adder circuit:
half adder circuit has 2 inputs and 2 outputs.
A half adder circuit is basically made up of an AND gate and an XOR gate as shown below:
Sum (S) = A⊕B
Carry = A.B
The truth table is as shown:
|
INPUTS |
OUTPUTS |
||
|
A |
B |
Sum |
CARRY |
|
0 |
0 |
0 |
0 |
|
0 |
1 |
1 |
0 |
|
1 |
0 |
1 |
0 |
|
1 |
1 |
0 |
1 |
A full adder circuit has three binary digit inputs (two input bits and one carry input bit) and two binary digit outputs, Sum bit and carry output bit.
A Full adder can be realized using two half adders as shown:
The truth table of a full adder logic is:
|
A |
B |
C |
Cin |
S |
|
0 |
0 |
0 |
0 |
0 |
|
0 |
0 |
1 |
0 |
1 |
|
0 |
1 |
0 |
0 |
1 |
|
0 |
1 |
1 |
1 |
0 |
|
1 |
0 |
0 |
0 |
1 |
|
1 |
0 |
1 |
1 |
0 |
|
1 |
1 |
0 |
1 |
0 |
|
1 |
1 |
1 |
1 |
1 |
The Sum output bit of a full adder is given by:
S = A ⊕ B ⊕ C
The carry output bit of a full adder is given by:
X1 = AB + BC + AC
Last updated on May 30, 2025
-> The ISRO Technical Assistant recruitment 2025 notification has been released at the official website.
-> Candidates can apply for ISRO recruitment 2025 for Technical Assistant from June 4 to 18.
-> A total of 83 vacancies have been announced for the post of Technical Assistant.
-> The Selection process consists of a written test and a Skill test.
-> Candidates can also practice through ISRO Technical Assistant Electrical Test Series, ISRO Technical Assistant Electronics Test Series, and ISRO Technical Assistant Mechanical Test Series to improve their preparation and increase the chance of selection.