Question
Download Solution PDFIn a 2-input CMOS logic gate, one input is left floating i.e. connected neither to ground nor to a signal. What will be the state of that input?
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFA CMOS digital input has a very high impedance. CMOS inputs are sensitive to high voltages generated by electrostatic sources and may even be activated into HIGH (1) or LOW (0) states.
Consequently, when it is not driven it will float, creating an undetermined input logic level (Neither 1 nor 0).
Last updated on Jul 2, 2025
-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10.
-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.
-> UPSC ESE admit card 2025 for the prelims exam has been released.
-> The UPSC IES Prelims 2025 will be held on 8th June 2025.
-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.
-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.