Question
Download Solution PDFFor the circuit shown, the counter state (Q1Q0) follows the sequence
Answer (Detailed Solution Below)
Detailed Solution
Download Solution PDFConcept:
D-flipflop is a flipflop that produces a delay of exactly one cycle to the CLK.
The characteristic equation of a D flip flop is:
Qn+1 = D
It is also known as ‘’Transparent latch” because Qn+1 = D
Application:
From given sequential circuit:
\({D_0} = \overline {{Q_1} + {Q_0}} \) and D1 = Q0
Now,
|
Present State |
FF Inputs |
Next state |
|||
|
Q1 |
Q0 |
D1 |
D0 |
\(Q_1^ + \) |
\(Q_0^ + \) |
|
0 |
0 |
0 |
1 |
0 |
1 |
|
0 |
1 |
1 |
0 |
1 |
0 |
|
1 |
0 |
0 |
0 |
0 |
0 |
So, counts state (Q1 Q0) follows the sequence:
00 → 01 → 10 → 00 → 01 ….
Last updated on Jul 2, 2025
-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10.
-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.
-> UPSC ESE admit card 2025 for the prelims exam has been released.
-> The UPSC IES Prelims 2025 will be held on 8th June 2025.
-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.
-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.