A memory system has a total of 8 memory chips each with 12 address lines and 4 data lines. The total size of the memory system is

This question was previously asked in
ESE Electrical 2015 Paper 2: Official Paper
View all UPSC IES Papers >
  1. 16 kbytes
  2. 32 kbytes
  3. 48 kbytes
  4. 64 kbytes

Answer (Detailed Solution Below)

Option 1 : 16 kbytes
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
6.4 K Users
20 Questions 40 Marks 24 Mins

Detailed Solution

Download Solution PDF

Number of address lines, n = 12

No. of memory locations = m = 2n = 212

No. of data line = 4 = No. of bits/location

Total No. of chips given = 8

Total capacity = No. of chips given × No. of memory location (N) × No. of data line

= 8 × 212 × 4 bits

= 23 × 212 × 22 bits

= 212 × 22 bytes      

∴ 1 byte = 23 = 8 bits

= 210 × 24 bytes

= 16 k bytes         

∴ 210 = 1 k bytes

Total capacity of memory = 16 k bytes
Latest UPSC IES Updates

Last updated on Jul 2, 2025

-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10. 

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

Get Free Access Now
Hot Links: teen patti rich teen patti list teen patti real teen patti joy vip teen patti gold new version 2024