Question

Download Solution PDF

A circuit consists of two synchronously clocked J-K flip-flops connected as follows :

J0 = K0 = Q̅1, J1 = Q1, K1 = Q̅ 0. The circuit acts as a

This question was previously asked in
ESE Electronics 2014 Paper 2: Official Paper
Attempt in App
View all UPSC IES Papers >
  1. Counter of mod 2
  2. Counter of mod 3
  3. Shift-right register
  4. Shift-left register

Answer (Detailed Solution Below)

Option 1 : Counter of mod 2
Free Tests
View all Free tests >
Free
ST 1: UPSC ESE (IES) Civil - Building Materials
20 Qs. 40 Marks 24 Mins
Start Now

Detailed Solution

Download Solution PDF

Circuit diagram:

State Table:

CLOCK

J1

K1

J0

K0

 

 

 

Q0

Q̅0

Q̅1

Q̅1

Initially 0

0

1st Cock

0

1

1

1

0

1

2nd Clock

1

0

1

1

1

0

3rd Clock

0

1

0

0

0

0

 

Since it switches between two states only, the counter is a MOD 2 counter.

Download Solution PDF
Latest UPSC IES Updates

Last updated on Jul 2, 2025

-> ESE Mains 2025 exam date has been released. As per the schedule, UPSC IES Mains exam 2025 will be conducted on August 10. 

-> UPSC ESE result 2025 has been released. Candidates can download the ESE prelims result PDF from here.

->  UPSC ESE admit card 2025 for the prelims exam has been released. 

-> The UPSC IES Prelims 2025 will be held on 8th June 2025.

-> The selection process includes a Prelims and a Mains Examination, followed by a Personality Test/Interview.

-> Candidates should attempt the UPSC IES mock tests to increase their efficiency. The UPSC IES previous year papers can be downloaded here.

Exams Tests Super Practice

More Asynchronous Counters Questions

Q1.The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip-flops, with each flip-flop having a propagation delay of 20 ns, is ___________. (round off to one decimal place) 
Q2.The diagram shown is of a/an _______.
Q3.The number of T flip-flops required to realise a mod-10 asynchronous counter is:
Q4.In _______, the flip-flop output transition serves as a source for triggering other flip-flops. 
Q5.What is the mod number of asynchronous counter shown (All J = K = 1) below:
Q6.The propagation delay of the exclusive-OR (XOR) gate in the circuit in the figure is 3 ns. The propagation delay of all the flip-flops is assumed to be zero. The clock (Clk) frequency provided to the circuit is 500 MHz. Starting from the initial value of the flip-flop outputs Q2 Q1 Q0 = 1 1 1 with D2 = 1, then the minimum number of triggering clock edges after which the flip-flop outputs Q2 Q1 Q0 becomes 1 0 0 (in integer) is ______
Q7.A 4-bit binary ripple counter uses flip-flop with a propagation delay time of 25ns each. The maximum possible time required for change of state will be -
Q8.Which shift register counter required the most decoding circuitry?
Q9.A circuit consists of two synchronously clocked J-K flip-flops connected as follows : J0 = K0 = Q̅1, J1 = Q1, K1 = Q̅ 0. The circuit acts as a

More Sequential Circuits Questions

Q1.In an asynchronous counter, the clock input of each flip-flop except first flip-flop is connected to:
Q2.How many clock pulses are required to load n bits into an n-bit SIPO shift register?
Q3.What is the correct sequence of steps used by knowledge base designing? A. Ask questions about the intended interpretation. B. Chose task domain or world to represent. C. Select atoms to represent propositions of Interest. D. Tells the system propositions that are true in the intended interpretation/axiomatizing the domain. Choose the correct answer from the options given below:
Q4.The arrangement of the ______ along with ______ is used to form the sequential circuits
Q5.The synchronous sequential circuit shown below works at a clock frequency of 1 GHz. The throughput, in Mbits/s, and the latency, in ns, respectively, are
Q6.If the present state is 0 and the next state is 1, then:
Q7.Which of the following is not a sequential circuit?
Q8.The number of flip-flops required for constructing a mod-12 counter is :
Q9.Which of the following statements is not correct about Glitch?
Suggested Test Series
View All >
UPSC ESE (IES) Civil Mock Test Series
116 Total Tests with 1 Free Tests
Start Free Test
UPSC ESE (IES) Electrical Mock Test Series
68 Total Tests with   0 Free Tests
Start Free Test

GATE EC Important Links

BooksPreparation TipsSyllabusPaper AnalysisAnswer KeyCut Off

More Digital Electronics Questions

Q1.In an asynchronous counter, the clock input of each flip-flop except first flip-flop is connected to:
Q2._______ interrupt is a positive edge sensitive interrupt and can be triggered with a short pulse.
Q3.What is the output of a EX-OR gate when both inputs are '1'?
Q4.A positive edge-triggered T Flip-Flop has T = 1. If the current output Q is 0, what will be the output Q after 3 clock pulses?
Q5.What is the Boolean expression for the Carry-out (C) output of a Half Adder?
Q6.There are ______ register banks in the 8051 microcontroller.
Q7.Analyse the given program for 8085 and answer the question that follows. MVI B, 06h MVI A, F2H ADD B What is the content of Accumulator Register after the execution of the given program?
Q8.Which combination of symbols represents an XOR (Exclusive-OR) gate?
Q9.In a priority encoder, what happens when two or more input lines are active at the same time?
Q10.How many clock pulses are required to load n bits into an n-bit SIPO shift register?
Testbook Edu Solutions Pvt. Ltd.
1st & 2nd Floor, Zion Building,
Plot No. 273, Sector 10, Kharghar,
Navi Mumbai - 410210
support@testbook.com
Toll Free:1800 833 0800
Office Hours: 10 AM to 7 PM (all 7 days)
Company
About usCareers We are hiringTeach Online on TestbookPartnersMediaSitemap
Products
Test SeriesTestbook PassOnline CoursesOnline VideosPracticeBlogRefer & EarnBooks
Copyright © 2014-2022 Testbook Edu Solutions Pvt. Ltd.: All rights reserved
User PolicyTermsPrivacy
Hot Links： teen patti rummy 51 bonus teen patti star login teen patti app teen patti gold downloadable content teen patti wink